A common gate CMOS low noise amplifier (LNA) with an activeinductor load is presented. For large inductance values, an onchip passive inductor requires considerable silicon area and it is quality-factor (Q) limited; a situation that can be rendered as impractical. Hence, the purpose of this work is to seek the possibility of using active inductors in RF circuits as substitutes for passive ones. Moreover, an active inductor opens avenues for programmability, e.g. it is possible to attain an amplifier with a programmable center frequency. It is shown in this paper that by proper design optimization the active-inductor's noise contribution can be minimized. HSPICE simulations using 0 . 5~ HP technology show that our amplifier has a tuning range of half decade for a center frequency at 1GHz. The simulated gain, noise figure, and power consumption are 20dB, 3.65dB, and 14mW, respectively.
I. INTRODUCTION
Motivated by the growing market of RF communications systems, much effort has been devoted to the implementation of RF components in a CMOS technology. The low noise amplifier (LNA) is the most demanding block in an RF system in terms of noise-figure and linearity. Inductors are fundamental for the design of low noise amplifiers. Most of the published LNAS['~,',~~] are implemented by using on-chip spirals. These inductors consume too much area and are quality factor limited. Nevertheless, by applying techniques such as the ones proposed in [3*41, it is possible to compensate the quality factor of these inductors. Recently, an active indu~to&''~~ which can operate close to the transistorsfr was proposed. However, in LNA designs, the problem associated with active inductors is not primarily the frequency response but the additional noise introduced by its active components. In this paper, we carry out a thorough noise analysis of a common-gate LNA using an active-inductor load. We demonstrate how through careful design optimization the LNA's noise figure is minimized and finally we present simulation results to substantiate our findings.
OVERVIEW OF LNA DESIGN
Conventional design objectives for LNAs are to minimize the amplifier's noise figure, to provide reasonable gain with good linearity at RF frequency, and to provide good input matching to the antenna or to the RF filter. LNAs can be classified into common gate['] or cascoded common s o u r~e [~"~ architectures. To achieve high gain at RF, a large inductor load with high quality factor is desired. This also helps to reject out-of-band signals and noise. However, silicon-based on-chip spiral inductors cannot meet the above requirement due to the associated parasitic capacitance and resistance losses that arise from the substrate and metal lines. Large inductance values can only be fabricated by removing the inductor's underlying silicon substrate. This introduces additional processing steps and reliability problems. Furthermore, these on chip inductors occupy a large silicon area and are not tunable. For instance, the estimated physical size of a 40nH inductor using Greenhouse's formula[81 is more than 0.06mmz. The area of such inductor is obviously excessive. Thus, an active inductor that can be implemented with a reasonable physical size seems a good altemative for its passive equivalent.
DESIGN OF ACTIVE INDUCTOR
An often-used way for making active inductors is through the combination of a gyrator and a capacitor. Proposed circuits [ ' I such as the ones depicted in Fig. 1 exploit the parasitics within the devices. Those active inductors can operate in the GHz range. To reduce the inductor loss in the circuits of Fig. 1 it is necessary to decrease the output conductance at node V2 either by using cascoding or regulated cascoding techniquesf5]. Simultaneously, the integration zero is pushed further to a lower frequency, thereby increasing the frequency range of the inductance. With these circuits it is easier to implement a large inductance with less power consumption or less area because of the trade-offs between g,, and Cgs.
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Based on a first order small signal analysis the equivalent RLC network for this inductor is shown in Fig. 2 where,
Go, rL =-gm1gm2
Gal is equivalent output conductance at node V2 in Fig. 1 g ds 1 gds 3 forFig. l(a) (2b) gm3 Go1 = integration zero and dominant pole is (5) and (6) respectively.
The self-resonant frequency for the inductor is
(7)
and the Q at self-resonant frequency wo can be written as
The most challenging problem associated with active inductors is their poor noise performance as compared to their passive equivalents. Without loss of generality, the noise of the active inductors shown in Fig. 1 can be calculated as shown in Fig. 3 di,, = 4KTygm, . df (9) where K is the Boltzman constant, T is the absolute temperature, df is the noise bandwidth, and y is the coefficient of the channel's thermal noise. These noise sources contribute additional noise, which in theory degrades the LNA's performance. However, in Section IV, it will be shown that through careful design, the effects of these noise sources on the LNA can be minimized as well. 
IV. ACTIVE INDUCTOR LNA DESIGN
As a vehicle to illustrate the relevance of an active inductor, we chose the common-gate LNA because it requires a large inductor that is often impractical for a passive on-chip implementation. For the analysis consider an LNA with the regulated cascode activeinductor load as depicted in Fig. 4 . Inductance LI, which can be done off-chip,[l] is tuned to be resonant with the input transistor's Cgs. Input impedance matching is done through the input transconductance Ugmn which can be adjusted by YE V p is set to make the current flow through M, and Mp be the same allowing us in this way to have individual control over the active inductor.
Namely, it allows us to have a constant gmn and to adjust 4, 12, and I3 separately to control the inductor's L, 0 , and Q values. The inductance value and center frequency can be set by varying I1 and I2, while the quality factor can be tuned by varying 13, independently. Fig. 5 shows the implementation of current sources 11, 12 and I3 , where 1 1 and I3 are implemented using Ptype high swing cascode current mirrors and 1 2 is implemented using N-type equivalents. Requirements for the output impedance of 12 and 13 are not as demanding as for I1 which is best implemented with a regulated cascode current source. Observe that the more complex the current source is, the more poles and zeros it will introduce. This obviously degrades the LNA's high frequency response. In our case, we use a cascode current mirror for 11 ,I2 and 13 .
Neglecting the non-idealities of the current sources, the LNA's gain can be written as g,,,,xReq where, %,=rd3J/rdsJW/Qh. Both rdsn and rd, are the output impedance of M, and Mp respectively. R and r L are shown in Fig. 2 and Q is defined as It follows then that to minimize the noise factor of the proposed common-gate active-inductor LNA, a large value of Reg is needed. As R is normally the dominant term in Reg, the current flow through M2 should be minimized to obtain a good noise performance. Observe from (1) that to keep constant the desired &m &%&?34 &m inductance value it is possible to decrease gm2 by bringing 12 and the size of M2 to a minimum while simultaneously enlarging g,,l by increasing 11 and the size of MI. This minimizes the third and fourth terms of (13). Also, the last term of (13) can be minimized by biasing MP at a higher gate-source voltage to achieve a relatively small transistor size. However, good linearity requires a large 12 bias current and a relatively low quality factor. Moreover, to avoid instability, the high frequency zero should be put beyond the dominant pole (gn,2/cgs2) to avoid the negative resistance. Therefore, trade-offs between noise figure, linearity and stability should be taken into account. 
V. SIMULATION RESULTS
The proposed circuits were simulated using HSPICE. The transistor model used is MOSIS Bsiml for the HP OSpm CMOS process. Table 2 shows a summary of design parameters for several inductance values. One can see that it is easier to obtain large inductor values through less power consumption. However, when 12 varies, the quality factor varies as well which also causes the gain of the amplifier to vary. This variation can be compensated by adjusting Z3. The result of this fine tuning is that we can keep the gain nearly constant when tuning Z2 as shown in Fig. 6 . The actual tuning range of Z2 is 50-3OOpA. Recall that Z3 is the tuning variable for the quality factor. When decreasing 13, the quality factor Q increases, which leads to an increase of the equivalent parallel resistance @rL. However, the gain of this LNA is kept nearly stable due to the dominant term of the W/i-dS,J/rdrp in Req. Fig. 7 shows how the noise figure is affected by 12. For this plot, I, is varied accordingly to keep a constant inductor value thereby a constant center frequency at 1GHz. The linearity of the LNA, which is normally evaluated by the inputreferred third-order intercept point (IIP3), is plotted in Fig. 8 . The simulated IIP3 is around -17dBm; however, the IdB compression point appears around -34dbm. The LNA's nominal gain at lGHz is 20.5 dB, using an inductor of 50nH. The noise figure is 3.65dB, input matching is 69R @ IGHz, power supply is 3 . 3~ and power dissipation is around 14mW.
The frequency response and noise analysis of the LNA with the cascode active inductor of Fig. 1 b is also presented in Fig. 9 . The simulated gain is 15.5dB, noise figure is 3.65dB, input matching 5752 @ lGHz, IIP3 is OdBm and P-ldB is -23dBm. As a way of reference, a comparison between our design using the regulated cascode active-inductor and other designs reported in the literature is presented in Table 3 . 
VI. CONCLUSION
In this paper, we have presented a single-ended LNA with an active inductor load. We showed how an active inductor is a suitable substitute for its passive equivalent in situations where large inductance values are needed. Careful design optimization leads to an amplifier with minimum noise figure and programmable center frequency.
